

PATENT
PD-201151

DUAL LAYER SIGNAL PROCESSING IN A LAYERED MODULATION DIGITAL
SIGNAL SYSTEM

Inventors:

Ernest C. Chen
Tiffany S. Furuya
Philip R. Hilmes
Joseph Santoru

DUAL LAYER SIGNAL PROCESSING IN A LAYERED MODULATION DIGITAL SIGNAL SYSTEM

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This is a continuation-in-part application and claims the benefit under 35 U.S.C. Section 120 of the following co-pending and commonly-assigned U.S. utility patent application, which is incorporated by reference herein:

[0002] Utility Application Serial No. --/---,---, filed -----, by Ernest C. Chen, entitled "LAYERED MODULATION FOR DIGITAL SIGNALS," attorneys' docket number PD-200181 (109.0051-US-01).

[0003] This application is related to the following co-pending and commonly-assigned U.S. patent applications, which is incorporated by reference herein:

[0004] Application Serial No. --/---,---, filed on the same date herewith, by Ernest C. Chen et al., entitled "PREPROCESSING SIGNAL LAYERS IN A LAYERED MODULATION DIGITAL SIGNAL SYSTEM TO USE LEGACY RECEIVERS," attorneys' docket number PD-201148 (109.0064-US-01).

BACKGROUND OF THE INVENTION

1. Field of the Invention.

[0005] The present invention relates generally to systems for receiving digital signals, and in particular, to systems for receiving layered modulation in digital signals.

2. Description of the Related Art.

[0006] As various digital signal communication systems and services evolve, there is a burgeoning demand for increased data throughput and added services. However, it is more difficult to implement improvements in old systems and new services when it is necessary to replace existing legacy hardware, such as transmitters and receivers. New systems and services are advantaged when their appearance does not render legacy hardware obsolete. In

the realm of wireless communications, this principle is further highlighted by the limited availability of electromagnetic spectrum. Thus, it is not possible (or at least not practical) to merely transmit enhanced or additional data at a new frequency.

[0007] The conventional method of increasing spectral capacity is to move to a higher-order modulation, such as from quadrature phase shift keying (QPSK) to eight phase shift keying (8PSK) or sixteen quadrature amplitude modulation (16QAM). Unfortunately, QPSK receivers cannot demodulate 8PSK or 16QAM signals. As a result, legacy customers with QPSK receivers must upgrade their receivers in order to continue to receive any signals transmitted with an 8PSK or 16QAM modulation.

[0008] Layered modulation enables systems and methods of transmitting signals to accommodate enhanced and increased data throughput without requiring additional frequency bands. Systems using layered modulation can provide enhanced and increased throughput signals for new receivers while remaining compatible with legacy receivers. Newer layered modulation techniques (such as detailed in United States Patent Application No. XXXXX, filed XXXXX, and entitled "LAYERED MODULATION FOR DIGITAL SIGNALS) also provide the unique advantage of allowing transmission signals to be upgraded from a source separate from the legacy transmitter. In other words, the layered signals can be asynchronous and/or non-coherent.

[0009] Related receiver systems for layered signals have also been described, such as those found in United States Patent No. 4,039,961, which is incorporated by reference herein. However, such receiver systems are based on analog circuits, synchronized by a voltage control oscillator. In addition, such receiver systems are limited because they are designed to only receive coherent layered signals, i.e. signals that are synchronously produced.

[0010] Furthermore, because additional signal processing usually introduces unwanted noise, it is also important to minimize the amount of processing performed on a received signal. A single processor which accommodates high speed decoding of the multiple layers

introduces a minimum of additional noise. A processor that can demodulate and decode a layered signal into distinct signal layers, enables separate downstream transports (e.g. MPEG decoders) to directly receive less noisy signals.

[0011] There is a need for systems and methods for receiving and processing the layered modulation signals. There is also a need for systems and methods for decoding layered signals digitally. There is further a need for a single integrated processor for decoding distinct signals of a layered signal. The present invention meets these needs.

SUMMARY OF THE INVENTION

[0012] The present invention provides a flexible and expandable apparatus that can be implemented with high speed logic circuit capable of performing demodulator functions and processing of received layered modulation signals in real-time. The invention utilizes high speed digitization of the incoming signal to prepare it for further high speed digital processing. The digital processing demodulates and decodes the distinct layers of layered signal. The invention enables a receive system architecture wherein the incoming layered signal is processed by a single decoder to produce distinct layer signals for further decoding, thereby minimizing signal noise and cost. The processor can be included in a single integrated receiver/decoder (IRD) further comprising a separate transport for each decoded signal layer.

[0013] An exemplary apparatus comprises a tuner for receiving a layered signal and producing a layered in-phase signal and a layered quadrature signal therefrom, an analog-to-digital converter for digitizing the layered in-phase signal and the layered quadrature signal and a processor for decoding the layered in-phase signal and the layered quadrature signal to produce one or more discrete layer signals.

[0014] In one embodiment, the invention comprises one or more transports, such as for MPEG decoders, each receiving and decoding one of the one or more discrete layer signals to be displayed.

[0015] The high speed digital processor performs many functions in decoding the signal layers. The processor demodulates and decodes the upper layer from the layered in-phase signal and the layered quadrature signal to produce the upper layer signal for a video transport. The processor also produces an ideal upper layer signal including an ideal in-phase upper layer signal and an ideal quadrature upper layer signal from the decoded upper layer signal and subtracts these from the layered in-phase signal and the layered quadrature signal, respectively, to produce the lower layer in-phase signal and the lower layer quadrature signal of the lower signal layer. The layered in-phase signal and the layered quadrature signal can be delayed to synchronize the subtraction. Delaying the layered in-phase signal and the layered quadrature signal can be done by correlating the demodulated upper layer signal to the ideal upper layer signal to determine the proper delay.

[0016] After the lower layer signal is produced by the subtraction, the processor further demodulates and decodes the lower layer in-phase signal and the lower layer quadrature signal to produce the lower layer signal for a video transport. In doing so, the processor can match filter the lower layer in-phase signal and the lower layer quadrature signal.

[0017] In other embodiments, generating the ideal upper layer signals can comprise advanced signal processing. For example, processor can apply a signal map to the ideal in-phase upper layer signal and the ideal quadrature upper layer signal, the signal map accounting for transmission distortions of the layered signal. The signal processing can also comprise pulse shaping the ideal in-phase upper layer signal and the ideal quadrature upper layer signal. Signal processing can also comprise amplitude and phase matching the ideal in-phase upper layer signal and the ideal quadrature upper layer signal with the layered in-phase signal and the layered quadrature signal, respectively.

BRIEF DESCRIPTION OF THE DRAWINGS

[0018] Referring now to the drawings in which like reference numbers represent corresponding parts throughout:

[0019] FIGS. 1A - 1C illustrate the relationship of signal layers in a layered modulation transmission;

[0020] FIGS. 2A - 2C illustrate a signal constellation of a second transmission layer over a first transmission layer non-coherently;

[0021] FIG. 3 is a block diagram for a typical transmission system for a receiver of the invention;

[0022] FIG. 4 is a block diagram of a receiving architecture of the invention;

[0023] FIG. 5 is a block diagram of a layered modulation decoder of the invention; and

[0024] FIG. 6 describes a method of a layered modulation decoding according to the invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0025] In the following description, reference is made to the accompanying drawings which form a part hereof, and which show, by way of illustration, several embodiments of the present invention. It is understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention.

1. OVERVIEW

[0026] The present invention provides for the reception of non-coherent layered modulation signals using legacy and multi-layer receivers. The signal layers can be independently modulated and coded. The layered signal is passed through a high speed digitizer to prepare

it for digital processing. Processing the digitized layered signal yields the distinct layer signals which can then be presented to separate transports for conversion to a video signal.

2. LAYERED SIGNALS

[0027] FIGS. 1A - 1C illustrate the basic relationship of signal layers in a layered modulation transmission. FIG. 1A illustrates an upper layer signal constellation 100 of a transmission signal showing the signal points or symbols 102. FIG. 1B illustrates the lower layer signal constellation of symbols 104 over the upper layer signal constellation 100 where the layers are coherent. FIG. 1C illustrates a lower signal layer 106 of a second transmission layer over the upper layer constellation where the layers may be non-coherent. The lower layer 106 rotates about the upper layer constellation 102 due to the relative modulating frequencies of the two layers in a non-coherent transmission. Both the upper and lower layers rotate about the origin due to the upper layer modulation frequency as described by path 108.

[0028] FIGS. 2A - 2C illustrate a signal constellation of a lower transmission layer over the upper transmission layer after upper layer demodulation. FIG. 2A shows the constellation 200 before the upper carrier recovery loop (CRL) and FIG. 2B shows the constellation 200 after CRL. In this case, the signal points of the lower layer are rings 202. FIG. 2C depicts a phase distribution of the received signal with respect to nodes 102. As mentioned above, relative modulating frequencies cause the lower layer constellation to rotate around the nodes of the upper layer constellation. After the lower layer CRL this rotation is eliminated. The radius of the lower layer constellation is determined by its power level. The thickness of the rings 202 is determined by the carrier to noise ratio (CNR) of the lower layer.

[0029] FIG. 3 is a block diagram for a typical system 300 of transmitting and receiving layered signals, with at least one of the signals being a legacy signal. Separate transmitters 316A, 316B, as may be located on any suitable platform, such as satellites 306A, 306B, are

used to non-coherently transmit different layers of a signal of the present invention. They may also exist on the same platform. Uplink signals are typically transmitted to each satellite 306A, 306B from one or more transmit stations 304 via an antenna 302. The layered signals 308A, 308B (downlink signals) are received at receiver antennas 312, 320, such as satellite dishes, each with a low noise block (LNB) 310, 318 where they are then coupled to integrated receiver/decoders (IRDs) 314, 322.

[0030] One IRD 322 is legacy device which only discerns the upper layer of the layered signals 308A, 308B. It demodulates and decodes the upper layer and ignores the lower layer as noise. The other IRD 314 is capable of demodulating and decoding both layers of the layered signals 308A, 308B, with an integrated layered modulation decoder which will be detailed hereafter. It should be noted that antennas 312, 320 can each comprise more than one directional receiving dish to receive layered signals 308A, 308B from separate satellites as will be detailed in the receiver system described hereafter.

[0031] Because the signal layers may be transmitted non-coherently, separate transmission layers may be added at any time using different satellites 306A, 306B or other suitable platforms, such as ground based or high altitude platforms. Thus, any composite signal, including new additional signal layers will be backwards compatible with legacy receivers which will disregard the new signal layers. To ensure that the signals are distinguishable, the combined signal and noise level for the lower layer must be at or below the allowed noise floor for the upper layer. Alternate receiver systems employing the invention described here can be constructed to decode signals having more than two signal layers.

3. RECEIVER SYSTEM

[0032] FIG. 4 is a block diagram of a receiving architecture for testing the invention method. Emulated layered signals 400A, 400B are received by receiving dishes 402A, 402B (which can alternately be combined in a single dish with a single LNB). The signals 400A,

400B can each be transmitted by distinct transmitters from separate satellites, but they exist in interfering frequency bands, e.g. 12.5 GHz. The received layered signals 400A, 400B are then directed through respective low noise blocks (LNBs) 404A, 404B and attenuators 406A, 406B. The LNBs 404A, 404B convert each of the received layered signals 400A, 400B to an intermediate frequency range, e.g. 950-1450 MHz. The layered signals are combined at the summation block 408, with their relative power levels adjusted by the attenuators 406A, 406B.

[0033] It should be noted that the details regarding the reception of the layered signal up to the summation block 408 are not critical to the operation of the invention and shown only as one example. Many designs are possible. For example, as previously mentioned, the same receiver dish can be used for both layered signals 400A, 400B. Two acceptably interfering layered signals provided at the same input is all that is required for the invention to function.

[0034] The combined layered signals 400A, 400B are input to a layered modulation decoder 410 of the invention. The decoder processes the layered signals 400A, 400B to separate the layered signals 400A, 400B into two distinct signals, one for each layer. The distinct signals are each input to separate transports 412A, 412B (e.g. MPEG decoders) for further processing to produce separate video signals. The video signals are then communicated to displays 414A, 414B. Of course, alternate architectures can employ a single display 414 switched between the transports 412A, 412B. Similarly, a single transport 412 can be employed, switched between the two signal layer outputs of the layered modulation decoder 410. The layered modulation decoder 410 and video transports 412A, 412B can all be combined as part of a stand alone IRD 314 for receiving and decoding both layered signals.

4. LAYERED MODULATION DECODER

[0035] FIG. 5 is a block diagram of a layered modulation decoder 410 of the invention. The layered modulation decoder 410 decodes both layers of an incoming layered signal to yield a separate signal for each layer, as previously discussed.

[0036] The incoming layered signal is first tuned to convert it to a baseband in-phase (I) and quadrature (Q) signal by tuner 500. The separate signals can then be filtered by a low pass filter 502 in preparation for digitizing. The signals are then digitized at a high sampling rate and sufficient resolution by an analog-to-digital converter (ADC) 504. A dual channel ADC 504 or separate ADCs can be used for the separate in-phase and quadrature signals. The digitized signals are then communicated to a processor 506.

[0037] The processor 506 for extracting a lower layer signal can be implemented as a logic circuit. The entering digitized in-phase and quadrature signals can be first split into two paths. On the signal path for the upper layer, the in-phase and quadrature signals can first be passed through a frequency acquisition loop 508. The can then be filtered through a finite impulse response (FIR) matched filter 510. A demodulator 512 demodulates the signals, with carrier and timing recovery loops, and produces demodulated layered in-phase and quadrature signals. The demodulated signals are then decoded by decoder 514 which can incorporate Viterbi decoding, deinterleaving and Reed-Solomon (RS) decoding functions as appropriate to accurately determine the upper layer symbols. The decoded upper layer symbol signal can then be output from the processor 506, where it can be communicated to a transport 412A and subsequently converted to video.

[0038] Back in the processor 506, the decoded upper layer symbol signal is also applied to an encoder 516 in order to produce an ideal upper layer signal (i.e. an upper layer signal transmitted without the noise and interference of the lower layer signal). The encoded signal is again produced as in-phase and quadrature signal components. A variety of signal processing techniques can be applied to these signals to produce the ideal upper layer.

[0039] The ideal upper layer signal can be filtered through an FIR matched filter 518. Characteristics of the transmission (e.g. amplifier nonlinearities, etc.) can be accounted for by signal maps 520, such as an amplitude modulation to amplitude modulation (AM/AM) map and/or an amplitude modulation to phase modulation map (AM/PM). The signal maps 520 are applied 522 to the encoded signals to simulate downlink transmission of an upper layer signal. These signal maps 520 can be updated to account for changes in the transmission characteristics of the satellite. Similarly, a pulse shaping function 526 (one example being an FIR matched filter) can also be applied after accounting for the transmission characteristics (by applying 522 the signal maps). In addition, an upper layer amplitude and phase matching function 528, driven by the demodulated layered signal and the ideal reconstructed upper layer signals, can be used to generate matching coefficients. The matching coefficients are applied 524 to the reconstructed upper layer signal to ensure that it is appropriately scaled in magnitude and rotated in phase as compared to the layered signal, for maximum cancellation in the final signal subtraction.

[0040] Ultimately, the ideal reconstructed in-phase and quadrature signals for the upper layer are subtracted from the layered in-phase and quadrature signals that are produced by the demodulator at a subtractor 538. A timing and phase compensation function 532 is applied to the second layered path entering the processor 506, using information from the demodulator 512. A fixed delay 534 can be applied to the second layered signal path to determine the appropriate delay to align the layered and ideal signals to generate matching coefficients 528. The delayed layered signal is split and, in one path, an FIR matched filter 530 can be applied to it before generating matching coefficients 528. The second delayed layered signal path is delayed 536 again to align it appropriately with the ideal upper layer signal for subtraction 538. The results of the subtraction are the in-phase and quadrature signals of the lower layer.

[0041] The in-phase and quadrature signals of the lower layer are then translated into the proper signal format for a transport 412B to convert to video. The lower layer signal undergoes frequency acquisition 540 and a digital filter 542 (e.g. an FIR matched filter) can operate on the signals. The signals can then be demodulated at demodulator 544, to have the lower carrier removed in this case. Finally the demodulated in-phase and quadrature signals can be appropriately decoded by decoder 546 to produce a signal compatible with the video transport 412.

[0042] FIG. 6 describes a method of a layered modulation decoding according to the invention. At block 600, a layered signal is received and a layered in-phase signal and a layered quadrature signal are produced therefrom. At block 602, the layered in-phase signal and the layered quadrature signal are digitized. Finally, at block 604, the digitized layered in-phase signal and the layered quadrature signal are decoded to produce one or more discrete layer signals. An upper layer signal is demodulated and decoded from the layered in-phase signal and the layered quadrature signal to produce an upper one of the one or more discrete layer signals. An ideal upper layer signal including an ideal in-phase upper layer signal and an ideal quadrature upper layer signal are produced from the decoded upper layer signal and subtracted from the layered in-phase signal and the layered quadrature signal, respectively, to produce a lower layer in-phase signal and a lower layer quadrature signal of a lower one of the one or more discrete layer signals. The layered in-phase signal and the layered quadrature signal are delayed to synchronize the subtraction. Delaying the signals comprises correlating the layered in-phase signal and the layered quadrature signal are delayed by to the ideal in-phase upper layer signal and the ideal quadrature upper layer signal.

5. CONCLUSION

[0043] The foregoing description including the preferred embodiment of the invention has been presented for the purposes of illustration and description. It is not intended to be

exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto. The above specification, examples and data provide a complete description of the manufacture and use of the invention. Since many embodiments of the invention can be made without departing from the scope of the invention, the invention resides in the claims hereinafter appended.

1. A method of manufacturing a device, comprising:
 (a) providing a substrate;
 (b) depositing a layer of material on the substrate;
 (c) patterning the layer of material to form a plurality of features;
 (d) etching the substrate to form a plurality of recesses;
 (e) depositing a layer of material in the recesses;
 (f) removing the layer of material from the recesses;
 (g) repeating steps (b) through (f) until a plurality of layers of material are formed on the substrate;
 (h) removing the substrate;

2. A device, comprising:
 (a) a substrate;
 (b) a layer of material on the substrate;
 (c) a plurality of features formed in the layer of material;
 (d) a plurality of recesses formed in the substrate;
 (e) a layer of material in the recesses;
 (f) a layer of material on the substrate;
 (g) a plurality of features formed in the layer of material;
 (h) a plurality of recesses formed in the substrate;
 (i) a layer of material in the recesses;
 (j) a layer of material on the substrate;
 (k) a plurality of features formed in the layer of material;
 (l) a plurality of recesses formed in the substrate;
 (m) a layer of material in the recesses;
 (n) a layer of material on the substrate;
 (o) a plurality of features formed in the layer of material;
 (p) a plurality of recesses formed in the substrate;
 (q) a layer of material in the recesses;
 (r) a layer of material on the substrate;
 (s) a plurality of features formed in the layer of material;
 (t) a plurality of recesses formed in the substrate;
 (u) a layer of material in the recesses;
 (v) a layer of material on the substrate;
 (w) a plurality of features formed in the layer of material;
 (x) a plurality of recesses formed in the substrate;
 (y) a layer of material in the recesses;
 (z) a layer of material on the substrate;